Integrated Logic Analyzer v6 - Xilinx
Integrated Logic Analyzer IP Product GuideVivado Design SuitePG172 October 5, 2016Integrated Logic Analyzer October 5, of ContentsIP FactsChapter 1: OverviewFeature Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6Licensing and Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7Chapter 2: Product SpecificationPerformance.
Integrated Logic Analyzer v6.2 11 PG172 October 5, 2016 www.xilinx.com Chapter 3 Designing with the Core This chapter includes guidelines and additional information to facilitate designing with the core. Clocking The clk input port is the clock used by the ILA core to register the probe values. For best
Download Integrated Logic Analyzer v6 - Xilinx
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: