Integrated Logic Analyzer v6 - Xilinx

Table 2-1 and Table 2-2 provide the details about the ILA ports and parameters. Table 2-1: ILA Ports Port Name I/O Description clk I Design clock that clocks all trigger and storage logic. probe<n>[<m> – 1:0] I Probe port input. The probe port number <n> is in the range from 0 …

  Probes, Integrated, Analyzer, Logic, Xilinx, Integrated logic analyzer