Lecture 13: SRAM
introduction toCMOS VLSIDesignLecture 13: SRAMDavid HarrisHarvey Mudd CollegeSpring 200413: SRAMSlide 2CMOS vlsi DesignOutlineqMemory ArraysqSRAM Architecture SRAM Cell Decoders Column Circuitry Multiple PortsqSerial Access Memories13: SRAMSlide 3CMOS vlsi DesignMemory ArraysMemory ArraysRandom Access MemorySerial Access MemoryContent Addressable Memory(CAM)Read/Write Memory(RAM)(Volatile)Read Only Memory(ROM)(Nonvolatile)Static RAM(SRAM)Dynamic RAM(DRAM)Shift RegistersQueuesFirst InFirst Out(FIFO)Last InFirst Out(LIFO)Serial InParallel Out(SIPO)Parallel InSerial Out(PISO)Mask ROMProgrammableROM(PROM)ErasableProgramm ableROM(EPROM)ElectricallyErasableProgra mmableROM(EEPROM)Flash ROM13: SRAMSlide 4CMOS vlsi DesignArray Architectureq2nwordsof 2mbitseachqIf n >> m, fold by 2kinto fewer rowsof more columnsqGood regularity easy to designqVery high density if good cells are usedrow decodercolumndecodernn-kk2m bitscolumncircuitrybitline conditioningmemory cells:2n-k rows x2m+k columnsbitlineswordlines13: SRAMSlide 5CMOS vlsi Design12T SRAM CellqBasic building block: SRAM Cell Holds one bit of information, like a latch Must be read and writtenq12-transistor (12T) SRAM cell Use a simple latch connected to bitlinebitwritewrite_breadread_b13: SRAMSlide 6CMOS vlsi Design6T SRAM CellqCell size accounts for most of array size Reduce cell size at expense of complexityq6T S
Introduction to CMOS VLSI Design Lecture 13: SRAM David Harris Harvey Mudd College Spring 2004. 13: SRAM CMOS VLSI Design Slide 2 Outline qMemory Arrays qSRAM Architecture – SRAM Cell – Decoders – Column Circuitry – …
Download Lecture 13: SRAM
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: