Lecture 13: SRAM

← Back to document page

Introduction toCMOS VLSIDesignLecture 13: SRAMDavid HarrisHarvey Mudd CollegeSpring 200413: SRAMSlide 2CMOS VLSI DesignOutlineqMemory ArraysqSRAM Architecture SRAM Cell Decoders Column Circuitry Multiple PortsqSerial access Memories13: SRAMSlide 3CMOS VLSI DesignMemory ArraysMemory ArraysRandom access MemorySerial access MemoryContent Addressable memory (CAM)Read/Write memory (RAM)(Volatile)Read Only memory (ROM)(Nonvolatile) static RAM(SRAM)Dynamic RAM(DRAM)Shift RegistersQueuesFirst InFirst Out(FIFO)Last InFirst Out(LIFO)Serial InParallel Out(SIPO)Parallel InSerial Out(PISO)Mask ROMProgrammableROM(PROM)ErasableProgramm ableROM(EPROM)ElectricallyErasableProgra mmableROM(EEPROM)Flash ROM13: SRAMSlide 4CMOS VLSI DesignArray Architectureq2nwordsof 2mbitseachqIf n >> m, fold by 2kinto fewer rowsof more columnsqGood regularity easy to designqVery high density if good cells are usedrow decodercolumndecodernn-kk2m bitscolumncircuitrybitline conditioningmemory cells:2n-k rows x2m+k columnsbitlineswordlines13: SRAMSlide 5CMOS VLSI Design12T SRAM CellqBasic building block: SRAM Cell Holds one bi

Random Access Memory Serial Access Memory Content Addressable Memory (CAM) Read/Write Memory (RAM) (Volatile) ... Static CMOS Pseudo-nMOS word0 word1 word2 word3 A1 A0 A1 word A0 1 1 1/2 2 4 8 16 word A0 A1 1 1 1 1 4 word0 8 word1 word2 word3 ... qBut always dissipates static power bit bit_b sense_b sense N1 N2 N3 P1 P2. 13: SRAM CMOS …

  Memory, Access, Static, Smar, Random, Pseudo, Random access memory, Access memory