STA - Static Timing Analysis - BGU
STA - Static Timing AnalysisSTALecturer: Gil RahavSemester B , EE Dept. Semiconductors IsraelStatic Verification FlowFunctionalFunctionalSimulationSimula tionScanScanSynthesisSynthesisPlacePlace TestbenchTestbenchClockClockTreeTreeRout eRouteRTL DomainGate-level DomainStatic Timing AnalysisStatic Timing AnalysisEquivalence CheckingEquivalence CheckingEquivalence Equivalence CheckingCheckingSignOffWhat is Static Verification? Static verification: Verifies Timing andfunctionality STA andequivalence checking Is exhaustive Uses formal, mathematical techniques insteadof vectors Does notuse dynamic logic simulationStatic Timing Analysis FlowEvery Corner and ModeErrors/Warnings?
Static Verification Flow Functional Simulation Scan Synthesis Place Testbench Clock Tree Route RTL Domain Gate-level Domain Static Timing Analysis …
Download STA - Static Timing Analysis - BGU
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: