Verilator - Veripool

← Back to document page

Verilator Release Wilson Snyder 2022-01-19. GETTING STARTED. 1 Overview 1. 2 Examples 2. Example C++ Execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2. Example systemc Execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3. Examples in the Distribution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4. 3 Installation 6. Package Manager Quick Install . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6. Git Quick Install . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6. Detailed Build Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7. Verilator Build Docker Container . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10. Verilator Executable Docker Container . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11. 4 Verilating 13.

CHAPTER ONE OVERVIEW Welcome to Verilator! The Verilator package converts Verilog1 and SystemVerilog2 hardware description language (HDL) designs into a C++ or SystemC model that after compiling can be executed. Verilator is not a traditional simulator, but a compiler.

  Systemc, Verilator