Simulation and Synthesis Techniques for Asynchronous …

SNUG San Jose 2002 Simulation and Synthesis Techniques for Rev 1.2 Asynchronous FIFO Design 3 word, the receiver would clock once to output the data word from the FIFO, and clock a second time to capture the data word into the receiver. That would be needlessly inefficient. The FIFO is empty when the read and write pointers are both equal.

  Design, Technique, Synthesis, Asynchronous, Fifo, And synthesis techniques for asynchronous, And synthesis techniques, Asynchronous fifo design