Example: stock market
Search results with tag "Sample and hold"
Understanding and minimising ADC conversion errors
www.st.comnally multiplexed to use same sample and hold circuit and SAR logic. EOC SPEEDADON 0 CH0CH2 CH1 ADCCSR AIN0 AIN1 AINx ANALOG MUX ADCDRH D9 D8 D7 D6 D5 D4 D3 D2 4 DIV 4 fADC fCPU ADCDRL D1 D0 0 1 0 0 00 00 CH3 DIV 2 (a) (b) Sample and Hold circuit (c) Successive Approximation Block (d) (e) VAREF VSSA (f)