full case parallel case, the Evil Twins of Verilog Synthesis

SNUG’99 Boston "full_case parallel_case", the Evil Twins Rev 1.1 4 2.6 Case default An optional case "default" can be included in the case statement to indicate what actions to perform if none of the defined case items matches the current case expression.

  Live, Case, Quot, Synthesis, Twin, Parallel, Verilog, The evil twins of verilog synthesis, Case parallel case, Case parallel case quot, The evil twins