Soft Constraints for SystemVerilog - Ace Verification

www.aceverification.com

In both of these cases the test will contradict the environment constraints. In SystemVerilog the user is given the option to "turn off" the constraint.

  Soft, Constraints, Systemverilog, Soft constraints for systemverilog