Transcription of AXI Timer v2 - Xilinx
{{id}} {{{paragraph}}}
AXI Timer LogiCORE IP Product Guide Vivado Design Suite PG079 October 5, 2016. Table of Contents IP Facts Chapter 1: Overview Functional Description.. 5. Feature Summary.. 7. Applications .. 8. Licensing and Ordering Information .. 8. Chapter 2: Product Specification Performance.. 9. Resource Utilization.. 9. Port Descriptions .. 10. Register Space .. 11. Chapter 3: Designing with the Core Clocking.. 18. Resets .. 18. Programming Sequence.. 18. Chapter 4: Design Flow Steps Customizing and Generating the Core .. 23. Constraining the Core .. 25. Simulation .. 26. Synthesis and Implementation .. 26. Chapter 5: Example Design Overview .. 27. Implementing the Example Design .. 28. Example Design Directory Structure.. 28. Simulating the Example Design.
AXI Timer v2.0 www.xilinx.com 4 PG079 October 5, 2016 Product Specification Introduction The LogiCORE™ IP AXI Timer/Counter is a 32/ 64-bit timer module that interfaces to the
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}