Transcription of DESIGNING SEQUENTIAL LOGIC CIRCUITS
{{id}} {{{paragraph}}}
Example: stock market
DESIGNING SEQUENTIAL LOGIC CIRCUITS
Page 270 Wednesday, November 22, 2000 8:41 AM. CHAPTER. 7. DESIGNING SEQUENTIAL LOGIC . CIRCUITS . Implementation techniques for flip-flops, latches, oscillators, pulse generators, and Schmitt triggers n Static versus dynamic realization n Choosing clocking strategies Introduction Dynamic Transmission-Gate Based Edge-triggred Registers Timing Metrics for SEQUENTIAL CIRCUITS C2 MOS Dynamic Register: A Clock Classification of Memory Elements Skew Insensitive Approach Static Latches and Registers True Single-Phase Clocked Register (TSPCR). Bistability Principle Pulse Registers Flip-Flops The C2 MOS Latch Based Latches NORA-CMOS A LOGIC Style for Based Edge Triggered Pipelined Structures Register True Single-Phase Clocked Register clock signals (TSPCR).
Section 7.4 Static Latches and Registers 275 7.4 Static Latches and Registers 7.4.1 The Bistability Principle Static memories use positive feedback to create abistable circuit — a circuit having two stable states that represent 0 and 1. The basic idea is shown in Figure 7.4a, which shows
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: