Transcription of FAILURE MECHANISM BASED STRESS TEST QUALIFICATION …
{{id}} {{{paragraph}}}
AEC - Q102 - Rev - March 15, 2017 FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR discrete optoelectronic semiconductors IN automotive applications Component Technical CommitteeAutom otive Electronics CouncilAEC - Q102 - Rev - March 15, 2017 Component Technical CommitteeAutom otive Electron ics Co uncilTABLE OF CONTENTS AEC-Q102 FAILURE MECHANISM BASED STRESS Test QUALIFICATION for discrete optoelectronic semiconductors in automotive applications Appendix 1: Definition of a QUALIFICATION Family Appendix 2: AEC-Q102 Certification of Design, Construction and QUALIFICATION Appendix 3: AEC-Q102 QUALIFICATION Test Plan Appendix 4: Data Presentation Format Appendix 5: Minimum Parametric Test Requirements and FAILURE Criteria Appendix 6: Destructive Physical Analysis (DPA) Appendix 7: Guideline on Relationship of Robustness Validation to AEC-Q102
aec - q102 - rev - march 15, 2017 failure mechanism based stress test qualification for discrete optoelectronic semiconductors in automotive applications
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}