Transcription of FAILURE MECHANISM BASED STRESS TEST QUALIFICATION …
{{id}} {{{paragraph}}}
Example: air traffic controller
FAILURE MECHANISM BASED STRESS TEST QUALIFICATION …
AEC - Q102 - Rev A April 6, 2020 FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR OPTOELECTRONIC SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS Component Technical CommitteeAutomotive Electronics Council AEC - Q102 - Rev A April 6, 2020 Component Technical CommitteeAutomotive Electronics CouncilTABLE OF CONTENTS AEC-Q102 FAILURE MECHANISM BASED STRESS Test QUALIFICATION for Optoelectronic Semiconductors in Automotive Applications Appendix 1: Definition of a QUALIFICATION Family Appendix 2: AEC-Q102 Certification of Design, Construction and QUALIFICATION Appendix 3: AEC-Q102 QUALIFICATION Test Plan Appendix 4: Data Presentation Format Appendix 5: Minimum Parametric Test Requirements and FAILURE Criteria Appendix 6: Destructive Physical Analysis (DPA) Appendix 7: AEC-Q102 and the Use of Mission Profiles Appendix 7a: Reliability Validation for Optoelectronic Semiconductors Attachments AEC-Q102-001: DEW TEST (DEW) AEC-Q102-002: BOARD FLEX TEST (BF) AEC-Q102-003: OPTOELECTRONIC
confirm and validate all qualification and assessment data that substantiates conformance to this document. 1.1 Purpose The purpose of this document is to determine that a part is capable of passing the specified stress tests and thus can be expected to give a certain level of quality / reliability in the application. 1.2 Reference Documents
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: