Transcription of JESD204B Physical Layer (PHY) - Texas Instruments
{{id}} {{{paragraph}}}
JESD204B Physical Layer (PHY) Texas Instruments High Speed Data Converter Training Overview What is the Physical Layer (PHY)? Speed Grades and Compliance Types SERDES Interface Solutions for Long/Lossy Channels Device Clock, SYSREF and SYNC~ Interfaces PCB Layout Recommendations 2 What is the Physical Layer (PHY)? The Physical Layer refers to the serial data transmitter and receiver of the JESD204B link Point-to-point, unidirectional serial interface Definition includes electrical and timing characteristics This presentation also considers the other signal interfaces 3 ADCL ogic DeviceClock DeviceSERDESSYNC~DEV. CLOCKSYSREFJESD204B Subclass 1 ADC InterfacesDACL ogic DeviceSERDESSYNC~Clock DeviceDEV.
What is the Physical Layer (PHY)? • The “Physical Layer” refers to the serial data transmitter and receiver of the JESD204B link • Point-to-point, unidirectional serial interface • Definition includes electrical and timing characteristics • This presentation also considers the other signal interfaces 3 ADC Logic Device Clock Device ...
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}