Transcription of Kami: A Framework for (RISC -V) HW Verification
{{id}} {{{paragraph}}}
Kami: A Framework for (RISC-V) HW VerificationMuraliVijayaraghavanJoonwonC hoi, Adam Chlipala,(Ben Sherman),Andy Wright, SizhuoZhang, Thomas Bourgeat, Arvind1 The RiscyExpedition by MITR iscyLibrary of Modules RiscyDesignsCircuits (FPGAs, ASICs)Formal Full-SystemVerification2 Chips with ProofsModular Verification of a Full-SystemIn-order CoreCoherent Cache Hierarchy(MSI protocol)In-order CoreCoherent Cache Hierarchy(MOSI protocol)..In-order CoreOOO CoreOOO CoreOOO Core(A optimizes A) Must be able to verify that optimization is correct independent of contextsMust be able to verify in presence of parameters instead of just in concrete settings3(A+B) (A +B) Semantics for Modular VerificationModuleStateTransitionTransit ionInputsOutputsA optimizes B IO sequences of A IO sequences of B4 Kami Verification Framework DSL in the Coq Proof Assistant for verif
Kami Verification Framework • DSL in the Coq Proof Assistant for verifying Bluespec-style H/W – Embodies the modular verification semantics
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}
Food Safety Training Instruction in Nevada, Kami, Shinto, CURRICULUM VITAE KAMI KIM, PRAISE FOR KAMI GARCIA’S THE LEGION SERIES, Kentucky Association of Medical Instrumentation, BY Kami Farahmandpour, PE, RRC, CCS, The Ak Incident, 1701-1703, Columbia University, High-Level Parametric Hardware Specification and