Transcription of Modelsim Simulation & Example VHDL Testbench
{{id}} {{{paragraph}}}
2010 Altera Corporation PublicModelsim Simulation & Example vhdl Testbench 2010 Altera Corporation PublicALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. Pat. & Tm. Off. and Altera marks in and outside the Simulating a vhdl design with a vhdl Testbench Generating a sample Testbench from Quartus Modifying the Testbench Procedure creation and Procedure calls Create a script for easy recompiling and Simulation within Modelsim Adding self checking and reporting via a vhdl monitor process2 2010 Altera Corporation PublicALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg.
Top level FPGA vhdl design, our test bench will apply stimulus to the FPGA inputs. The design is an 8 bit wide 16 deep shift register. I/O portion of the design Design instantiates an alt_shift_taps . megawizard function, 16 deep, 8 bit wide. shift register, will require altera_mf library . For simulation.
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}