Transcription of MT-024: ADC Architectures V: Pipelined …
{{id}} {{{paragraph}}}
MT-024 TUTORIAL ADC Architectures V: Pipelined subranging adcs by Walt Kester INTRODUCTION The Pipelined subranging ADC architecture dominates today's applications where sampling rates of greater than 5 MSPS to 10 MSPS are required. Although the flash (all-parallel) architecture (see Tutorial MT-020) dominated the 8-bit video IC ADC market in the 1980s and early 1990s, the Pipelined architecture has largely replaced the flash ADC in modern applications. There are a small number of high power Gallium Arsenide (GaAs) flash converters with sampling rates greater than 1 GHz, but resolution is limited to 6 or 8 bits. However, the flash converter still remains a popular building block for higher resolution Pipelined adcs .
MT-024 TUTORIAL. ADC Architectures V: Pipelined Subranging ADCs . by Walt Kester . INTRODUCTION . The pipelined subranging ADC architecture dominates today's applications where sampling rates
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}
79C v12 no cb, 9781284036121, Verification of a Processor Using, Verification of a Processor Using VHDL, Verilog, SystemC, PIC32 Family Reference Manual - Section 2, AWACS Surveillance Radar -- The Eyes of, AWACS Surveillance Radar The Eyes of, THE ECONOMICS OF METHANOL PRODUCTION, Analog-to-Digital Converter ADC, Demystifying digital signal processing DSP