Transcription of PCI Express* Board Design Guidelines
{{id}} {{{paragraph}}}
DRAFT *Other names and brands may be claimed as the property of others. PCI express * Board Design Guidelines DRAFT Intel Corporation June 2003 PCI express * Board Design Guidelines , DRAFT ii *Other names and brands may be claimed as the property of others.
Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}