Transcription of RF Power Amplifier Design
{{id}} {{{paragraph}}}
RF Power Amplifier DesignMarkus Mayer & Holger ArthaberDepartment of Electrical Measurements and Circuit DesignVienna University of TechnologyJune 11, 20012 Contents~Basic Amplifier ConceptszClass A, B, C, F,hHCAzLinearity AspectszAmplifier Example~Enhanced Amplifier ConceptszFeedback, Feedforward, ..zPredistortionzLINC, Doherty, EER, ..3 Efficiency Definitions~Drain Efficiency:~ Power Added Efficiency: DCOUTDPP= = =GPPPDDCINOUTPA11 4 Ideal FET Input and Output Characteristics0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0V=VGSPV=0 GSOhmicSaturationBreakdowngmDDKDDVVV = 5 Maximum Output Power Match0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0V=VGSPV=0 GSOhmicSaturationBreakdowngmmKDSOPTIVVR =max6 Class A0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0 VGSVDS2ppQIDSIm02ppQ7 Class A Circuit VDDRLDGS48%dB) 14 ( 50%PA == = ADGG8 Class B0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0 VGSVDS2ppQIDSIm02ppQ9 Class C0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0 VGSVDS2ppQIDSIm02ppQ10 Class B and C Circuit VDDRLDGSf0 Class BClass C%65dB) (8 6dB-%78PA == = ADGG%01%100PA GD11 Influence of Conduction Angle12 Class F ( harmonic controlled Amplifier )0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0 VGSVDS2ppQIDSIm02ppQ13hHCA(halfsinusoida llydriven HCA)0 VGSIDSIm2 VPVPVDSmaxVDDVKVDS0 VGSVDS2ppQIDSIm02ppQ14 Class F andhHCA Circuit VDDRLVDSID Ze(n)0, n=eveninf, n=even Zo(n)
Amplifier Design – Simulation ~Dynamic Load Line & Power Sweep 0 3 6 9 12 15 Voltage (V) Dynamic load line-2000 0 2000 4000 6000 8000 IVCurve (mA) IV_Curve Dynamic Load Line (mA) Amp 0 5 10 15 20 24 Power (dBm) Power Sweep 1 Tone 0 10 20 30 40 0 10 20 30 40 50 60 70 80 Output Power (L, dBm) Amp PAE (R) Amp
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}