Transcription of Semiconductor Corporation Digital Audio Interface …
{{id}} {{{paragraph}}}
CS8411 CS8412. Semiconductor Corporation Digital Audio Interface Receiver Features General Description: Monolithic CMOS Receiver The CS8411/12 are monolithic CMOS devices which re- ceive and decode Audio data according to the AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340 Interface Low-Jitter, On-Chip Clock Recovery standards. The CS8411/12 receive data from a trans- mission line, recover the clock and synchronization 256 Fs Output Clock Provided signals, and de-multiplex the Audio and Digital data. Dif- Supports: ferential or single ended inputs can be decoded. AES/EBU, IEC 958, The CS8411 has a configurable internal buffer memory, S/PDIF, & EIAJ CP-340 read via a parallel port, which may be used to buffer Professional and Consumer Formats channel status, auxiliary data, and/or user data. Extensive Error Reporting Repeat Last Sample on Error Option The CS8412 de-multiplexes the channel, user, and va- lidity data directly to serial output pins with dedicated output pins for the most important channel status bits.
Specifications are subject to change without notice. ABSOLUTE MAXIMUM RATINGS (GND = 0V, all voltages with respect to ground) Parameter Symbol Min Max Units Power Supply Voltage VD+, VA+ 6.0 V
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}
Corporate Fact Sheet, ON Semiconductor, Semiconductor, FUJITSU SEMICONDUCTOR LIMITED, FUJITSU SEMICONDUCTOR Quality and Reliability Assurance FUJITSU SEMICONDUCTOR LIMITED, VALUING PATENTS AND INTANGIBLE ASSETS IN, VALUING PATENTS AND INTANGIBLE ASSETS IN THE SEMICONDUCTOR, Semiconductor Wafer Edge Analysis, Semiconductor and IC Package Thermal