Transcription of Simulating Verilog RTL using Synopsys VCS
{{id}} {{{paragraph}}}
Example: barber
Simulating Verilog RTL using Synopsys VCS
Simulating Verilog RTL using Synopsys VCSCS250 Tutorial 4 (Version 091209a)September 12, 2010 Yunsup LeeIn this tutorial you will gain experience using Synopsys VCS to compile cycle-accurate executablesimulators from Verilog RTL. You will also learn how to use the Synopsys Waveform viewer totrace the various signals in your design. Figure 1 illustrates the basic VCS toolflow and RISC-Vtoolchain. For more information about the RISC-V toolchain consultTutorial 3: Build, Run, andWrite RISC-V takes a set of Verilog files as input and produces a simulator. When you execute the simulatoryou need some way to observe your design so that you can measure its performance and verify that itis working correctly.
Sep 12, 2010 · ieee-std-1364.1-2002-verilog-synthesis.pdf - Standard for Verilog Register Transfer Level Synthesis ieee-std-1800-2005-sysverilog.pdf- Language speci cation for the original SystemVerilog-2005 ieee-std-1800-2009-sysverilog.pdf - Language speci cation for SystemVerilog-2009
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: