Transcription of SPARC V8 32-bit Processor LEON3 / LEON3-FT …
{{id}} {{{paragraph}}}
Copyright Aeroflex Gaisler ABMarch 2010, Version V8 32-bit ProcessorLEON3 / LEON3 -FTCompanionCore Data Sheet GAISLERF eatures SPARC V8 integer unit with 7-stage pipeline Hardware multiply, divide and MAC units Separate instruction and data caches Support for 2 - 32 register windows Radix-2 divider (non-restoring) Single-vector trapping for reduced code size Advanced debug support unit Optional IEEE-STD-754 compliant FPU 20 DMIPS at 25 MHz system clock Fault-tolerant version available Support for Fusion, IGLOO, ProASIC3E/L, RT ProASIC3, Axcelerator and RTAXD escriptionThe LEON3 is a 32-bit Processor based on theSPARC V8 architecture.
Copyright Aeroflex Gaisler AB March 2010, Version 1.1 SPARC V8 32-bit Processor LEON3 / LEON3-FT CompanionCore Data Sheet GAISLER Features • SPARC V8 integer unit with 7-stage pipeline
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}