Transcription of SRAM Technology
{{id}} {{{paragraph}}}
8 SRAM Technology . OVERVIEW. An SRAM (Static Random Access Memory) is designed to fill two needs: to provide a direct interface with the CPU at speeds not attainable by DRAMs and to replace DRAMs in systems that require very low power consumption. In the first role, the SRAM serves as cache memory, interfacing between DRAMs and the CPU. Figure 8-1 shows a typical PC microprocessor memory configuration. SRAM DRAM. External Cache (L2) Main Memory 64KB to 1MB 4MB to 512MB. Microprocessor Internal Cache (L1). 8KB to 32KB. Source: Micron/ICE, "Memory 1997" 20812. Figure 8-1. Typical PC Microprocessor Memory Configuration The second driving force for SRAM Technology is low power applications.
The loads of the invert-ers consist of a very high polysilicon resistor. This design is the most popular because of its size compar ed to a 6T cell. The cell needs r oom only for the four NMOS transistors. The poly loads are stacked above these transistors. Although the
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}