Transcription of Standard Delay Format Specification - Sharif
{{id}} {{{paragraph}}}
Example: biology
Standard Delay Format Specification - Sharif
1. Standard Delay Format Specification Version May 1995. Open Verilog international Contents 1 Introduction Introduction .. 1-1. Introduction to Version .. 1-1. Published by OVI .. 1-2. Acknowledgements.. 1-3. Version History .. 1-4. Version - June, 1993 .. 1-4. Version - February, 1994 .. 1-4. Correction to Version - July, 1994 .. 1-5. Version - April, 1995 .. 1-5. 2 SDF in the Design Process SDF in the Design Process.. 2-1. Sharing of Timing Data .. 2-1. Using Multiple SDF Files in One Design .. 2-1. Timing Data and Constraints .. 2-1. Timing Environment .. 2-1. Back-Annotation of Timing Data for Design Analysis .. 2-2. The Timing Calculator .. 2-2. The Annotator .. 2-3. Consistency Between SDF File and Design Description .. 2-4. Consistency Between SDF File and Timing Models .. 2-4. Forward-Annotation of Timing Constraints for Design Synthesis .. 2-5. Timing Models Supported by SDF.. 2-7. Modeling Circuit Delays.
according to this specification. The specification will be provided free of charge to all interested members of OVI. ASIC Vendors and 3rd party tool suppliers that desire copies of the SDF specification should request it from the OVI headquarters. Please direct your requests to: Lynn Horobin Open Verilog International 15466 Los Gatos Blvd ...
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: