Transcription of System on Chip Design and Modelling
{{id}} {{{paragraph}}}
System on ChipDesign and ModellingUniversity of CambridgeComputer LaboratoryLecture NotesDr. David J Greaves(C) 2011 All Rights Reserved IIComputer Science TriposEaster Term SOC Design : 2010/11: 12 LECTURES TO CST IICST-II SoC D/M Lecture Notes 2010/11 (1) Register Transfer Language (RTL) (4) Folding, Retiming & Recoding (5) Protocol and Interface (6) SystemC Components (7) Basic SoC Components (9) ESL: Electronic System Level Modelling (10) Transactional Level Modelling (TLM) (11) ABD - Assertion-Based Design (12) Network On chip and Bus Structures. (13) SoC Engineering and Associated Tools (14) Architectural Design Exploration (16) High-level Design Capture and Design : 2010/11: 12 Lectures to CST IIA current-day System on a chip (SoC) consists of several different microprocessor subsystems together withmemories and I/O interfaces.
a thread to leave the module where it was de ned, they do not allow a variable to be written by more than one thread and they can restrict the amount of event control (i.e. waiting for clock edges) that the thread performs. The remainder of the language contains the so-called ‘non-synthesisable’ constructs. Additional notes:
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}