Transcription of Working With Libraries 5 - VLSI IP
{{id}} {{{paragraph}}}
Example: quiz answers
Working With Libraries 5 - VLSI IP
Compiler User Guide5 Working with Libraries5 This chapter contains the following sections: Selecting a Semiconductor Vendor Understanding the Library Requirements Specifying Libraries Loading Libraries Listing Libraries Reporting Library Contents Specifying Library Objects Directing Library Cell Usage Removing Libraries From Memory Saving Compiler User GuideSelecting a Semiconductor VendorOne of the first things you must do when designing a chip is to selectthe semiconductor vendor and technology you want to use. Considerthe following issues during the selection process: Maximum frequency of operation Physical restrictions Power restrictions Packaging restrictions Clock-tree implementation Floorplanning Back-annotation support Design support for Libraries , megacells, and RAMs Available cores Available test methods and scan stylesUnderstanding the Library RequirementsDesign Compiler uses these Libraries : Technology Libraries Symbol Libraries DesignWare Compiler User GuideThe following sections describe these LibrariesTechnology Libraries contain information about the characteristics andfunctions of each cell provided in a semiconductor vendor s vendors maintain and distribute the characteristics include information such as cell
HOME CONTENTS INDEX / 5-1 v1999.10 Design Compiler User Guide 5 Working With Libraries 5 This chapter contains the following sections: • Selecting a …
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Related search queries
Community-Led Libraries Toolkit, Working, Libraries, Working Effectively with Legacy Code, Researchers’ Use of Academic Libraries and their, Researchers’ Use of Academic Libraries and their Services, GUIDELINES FOR HANDLING IMAGE METADATA, Libraries Australia Advisory Committee, The importance of budgeting, 418 ICAL 2009 – MANAGEMENT MODELS AND, 418 ICAL 2009 – MANAGEMENT MODELS AND FRAMEWORK