Example: barber
A Cloud-Scale Acceleration Architecture

A Cloud-Scale Acceleration Architecture

Back to document page

Altera Stratix V D5 FPGA. 256 Mb Config Flash. U S B. 4 GB DDR3 -1600. 40Gb QSFP Network to TOR. USB to JTAG µC. to NIC. 4 lanes @ 10.3125 Gbps. 4 lanes @ 10.3125 Gbps. 72 bits QSPI (with ECC) PCIe Mezanine Connector. PCIe Gen3 x8. PCIe Gen3 x8. Temp, power, LEDs. I2C. Fig. 2. Block diagram of the major components of the accelerator board. of ...

  Architecture, Stratix, Cloud, Scale, Acceleration, Cloud scale acceleration architecture

Download A Cloud-Scale Acceleration Architecture


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries