Example: dental hygienist
AXI Interconnect v2 - Xilinx

AXI Interconnect v2 - Xilinx

Back to document page

AXI Interconnect Product Guide v2.1 7 PG059 December 20, 2017 www.xilinx.com Chapter 1:Overview ° Configurable Write and Read transaction issuing limits for each connected slave. ° Optional single-thread mode (per connected master) reduces thread control logic by allowing one or more outstanding transactions from only one thread ID at a time.

  Chapter, Xilinx, Com chapter

Download AXI Interconnect v2 - Xilinx


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries