NiとSiの積層薄膜によって形成したシリサイドの …
1 NiとSiの積層薄膜によって形成したシリサイドの シート抵抗に対する熱処理温度の影響 Effect of Annealing Temperature on Sheet Resistance of
Download NiとSiの積層薄膜によって形成したシリサイドの …
Information
Domain:
Source:
Link to this page:
Documents from same domain
2012年2月7日 修士論文発表会 - iwailab.ep.titech ...
www.iwailab.ep.titech.ac.jp研究背景研究背景High-kHigh-k絶縁膜の導入絶縁膜の導入 近年のVLSIのMOSFET微細化に伴い 厚い膜厚でSiO 2と同等の電気容量を 得られるHigh-k絶縁膜 ・リーク電流増加、短チャネル効果の抑制 ・信頼性の向上etc. 更なる低EOT実現の為には SiO
high-k/ In0.53Ga0.47As MOS キャパシタの 容量 電圧特性の …
www.iwailab.ep.titech.ac.jphigh-k/ In 0.53Ga 0.47As MOS キャパシタの 容量-電圧特性の解析 Defect Analysis of high-k/In 0.53G a0.47As MOS Capacitor using capacitance – voltage method Tokyo Institute of Technology 2011年度秋期応用物理学会学術講演
High-k/Metal Gate Technology - 東京工業大学
www.iwailab.ep.titech.ac.jpVLSI textbook Finally, there appears to be a fundamental limit 10 of approximately quartermicron channel length,where certain physical effects such as the tunneling through the gate oxide and fluctuations in the positions of impurities in the depletion layers begin to make the devices of smaller dimension unworkable.
Related documents
Takumi Naito - Waseda University
www.f.waseda.jpTakumi Naito June 2018 3 International Meetings 2017: Workshop on Trade, Migration and Their Impacts in the East Asia Time Zone (Kobe U), Work-shop on International Trade and Investment (Southwestern U Finance and Economics), Workshop on Anti-
International Journal of Contro l,Automation ,and …
www.ijcas.orgInternational Journal of Contro l,Automation ,and Systems Int J Contr Autom Syst Volume 14 Number 3 June 2016 A Joint Publication of Insitute of …