Example: air traffic controller
System Generator for DSP - Xilinx

System Generator for DSP - Xilinx

Back to document page

System Generator includes a FIR Compiler block that targets the dedicated DSP48 hardware resources in the Virtex®-4 and Virtex-5 devices to create highly optimized implementations that can run in excess of 500 Mhz. Configuration options allow generation of direct, polyphase decimation, polyphase interpolation and oversampled implementations.

  System, Generators, Xilinx, Polyphase, System generator for dsp

Download System Generator for DSP - Xilinx


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries