←
lecture 3 - Simulation and Timing in VHDL