SystemVerilog Versus OpenVera - EDA Direct