Flow Analysis And Voltage Control Using Simulator

Cadence Verilog -A Language Reference

Cadence Verilog-A Language Reference November 2004 5 Product Version 5.4 Procedural Assignment Statements in the Analog Block ...

  Verilog

HSPICE Elements and Device Models Manual

HSPICE® Elements and Device Models Manual Version X-2005.09, September 2005