Example: air traffic controller
Search results with tag "The rocket chip generator"
The Rocket Chip Generator
www2.eecs.berkeley.eduPC IF ID Int.EX EX MEM Commit WB FP.RF FP.EX1 FP.EX2 FP.EX3 To RoCC Accelerator DTLB Access D$ ITLB Access I$ Int.RF Decode Inst Figure 2: The Rocket core pipeline. Rocket is a 5-stage in-order scalar core generator that implements the RV32G and RV64G ISAs4. It has an MMU that supports page-based virtual memory, a non-blocking data cache, and