Example: air traffic controller
Search results with tag "Series ddr2 3 phy only design"
MIG 7 Series DDR2/3 – PHY Only Design - Xilinx
www.xilinx.com• Calib_rd_data_offset_0/1/2 – Calculated read data offset value during calibration with respect to command 0 in the sequence of the four commands.