A Validation Fault Model for Timing …
A Theviolationoftimingconstraintsonsignals withina errors are alsonotdetectedbytraditionaltiminganalys isapproachesbecausetheerrorsmayaffect ,theMis-TimedEvent(MTE)faultmodel, useseveralexamplestoevaluate nottargeted INTRODUCTIONThewidespread useofcomplex hardware systemsincost-criticalandlife-criticalap plications motivates theneedfora verificationcomplexityhasincreasedto thepointthatit dominatesthecostofdesign. Inorder tomanage thecomplexityoftheproblem,weareinvestiga tingvalidationtechniques,inwhichfunction alityis verifiedbysimulating(oremulating)asystem descriptionwitha giventestinput ,verificationtechniqueshavebeenexploredw hichverify functionalitybyusingformaltechniques( checking,equivalencechecking,automaticth eoremproving)to theadvantagethatthey areprecise,wherevalidationcanonlyprovide a degreeofcertaintywhichislessthan100%.How ever, formaltechniquessufferfromhighcomplexity ,sotheverificationoflargedesignsusingfor maltechniquesaloneis testsequenceofreasonablelength, andthedegreeofcertaintyprovidedcanbecome arbitrarilycloseto100%.
A Validation Fault Model for Timing-InducedFunctional Errors ... Amherst, MA 01003 qzhang@ecs.umass.edu, harris@ecs.umass.edu ... such as VHDL and Verilog, ...
Download A Validation Fault Model for Timing …
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Related search queries
Design and Implementation of Open-Source SATA, Basic, Amherst, UMass, Verilog, Basic Verilog - UMass Amherst, InteractionbetweenFaultAttackCountermeasures andtheResistanceagainstPowerAnalysisAttacks, Prediction Router, UMass Amherst, Class-based Machine Description, Class-based Machine Description Language, Generation of Compilers and Simulators, ANALOG INTEGRATED CIRCUITS DESIGN, Amherst ANALOG INTEGRATED CIRCUITS DESIGN, Erick Aponte Resume, Erick_Aponte_Resume, Erick Aponte