Electrostatic Discharge (ESD) Protective …
Application ReportSZZA027A - April 20021Electrostatic Discharge (ESD) ProtectiveSemiconductor Packing Materials and ConfigurationsCles Troxtell and James HuckabeeStandard Linear & LogicABSTRACTThe Texas Instruments Standard Linear & Logic (SLL) Business Group uses anindustry-recognized material system to ensure that semiconductor devices are adequatelyprotected from Electrostatic Discharge (ESD) damage during shipping and materials are selected and tested in accordance with internal specifications thatmeet or exceed current industry standards. The methods employed ensure correctcomponent materials are used at each factory location. End users of the standardcomponents often need to peruse many TI and industry publications to understand theESD- Protective configurations. This application report documents the tape-and-reel ESDconfigurations and provides a cogent explanation of the methods employed to test, evaluate,and deploy proper ESD- Protective packing-material.
SZZA027A Electrostatic Discharge (ESD) Protective Semiconductor Packing Materials and Configurations 3 Introduction The purpose of this application report is to describe in detail the methods used to test, evaluate,
Download Electrostatic Discharge (ESD) Protective …
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Related search queries
JEDEC STANDARD, Electrostatic, Discharge, Protection of Electrostatic Discharge, Protection of Electrostatic Discharge Susceptible, Electrostatic Discharge, Protection of Electrical and Electronic Parts, 19980611 098, Defense Technical Information Center, Charge Device Model, Susceptible, Worksurfaces – Resistance Measurements, OUT-OF-CIRCUIT OVERVOLTAGE PROTECTION, OUT-OF-CIRCUIT OVERVOLTAGE PROTECTION FROM ESD, Semiconductor Packing Material Electrostatic, Semiconductor Packing Material Electrostatic Discharge (ESD) Protection