Roofline: An Insightful Visual Performance Model for …

To reduce memory bottlenecks, three optimizations can help: 3. Restructure loops for unit stride accesses. Optimizing for unit stride memory accesses engages hardware prefetching, which significantly increases memory bandwidth. 4. Ensure memory affinity. Most microprocessors today include a memory controller on the same chip with the processors.

  Performance, Memory, Model, Visual, Roofline, An insightful visual performance model, Insightful