Transcription of IEEE Standard for Verilog Hardware Description Language
{{id}} {{{paragraph}}}
ieee Std 1364 -2005(Revision of ieee Std 1364 -2001) ieee Standard for Verilog Hardware Description LanguageI E E E3 Park Avenue New York, NY10016-5997, USA7 April 2006 ieee Computer SocietySponsored by theDesign Automation Standards CommitteeAuthorized licensed use limited to: University of Science and Technology of China. Downloaded on September 20,2012 at 02:33:32 UTC from ieee Xplore. Restrictions apply. Authorized licensed use limited to: University of Science and Technology of China. Downloaded on September 20,2012 at 02:33:32 UTC from ieee Xplore. Restrictions apply. The Institute of Electrical and Electronics Engineers, Park Avenue, New York, NY 10016-5997, USAC opyright 2006 by the Institute of Electrical and Electronics Engineers, rights reserved.
IEEE Std 1364™-2005 (Revision of IEEE Std 1364-2001) IEEE Standard for Verilog® Hardware Description Language I E E E 3 Park Avenue New York, NY10016-5997, USA 7April 2006 IEEE Computer Society Sponsored by the Design Automation Standards Committee Authorized licensed use limited to: University of Science and Technology of China.
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}