Transcription of Introduction to Deep Submicron CMOS Device Technology ...
{{id}} {{{paragraph}}}
Slide 1 Loke, Wee & PfiesterAgilent TechnologiesIntroduction to deep Submicron cmos Device Technology & Its Impact on Circuit DesignAlvin Loke, Tin Tin Wee & James R. PfiesterAgilent Technologies, Fort Collins, COIEEE Solid-State Circuits SocietyDecember 8, 2004 Slide 2 Loke, Wee & PfiesterAgilent TechnologiesOutline cmos Technology Trends MOSFET Basics deep Submicron FET Fabrication Sequence Enabling Technologies Second-Order Consequences Dealing with Process Variations in Manufacturing ConclusionsDisclaimer A proper introductionalone would take weeks, let alone a whole semester Need to omit lots of nitty-gritty yet important process details Hopefully, we ll still learn lots of cooldevice physics Slide 3 Loke, Wee & PfiesterAgilent TechnologiesSource: Thompson et al., Intel (2002)Where is cmos Technology Today? Scaling is still alive & well 130nm now standard fare 90nm already in volume manufacturing 65nm integration tough but not insurmountable Some key trends: Aggressive scaling of gate CD (critical dimension) Scaling driven by exclusively by digital circuit needsSource: Wu et al.
Introduction to Deep Submicron CMOS Device Technology & Its Impact on Circuit Design Alvin L.S. Loke, Tin Tin Wee & James R. Pfiester Agilent Technologies, Fort Collins, CO IEEE Solid-State Circuits Society December 8, 2004
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}