Transcription of MX25V1635F - MXIC
{{id}} {{{paragraph}}}
MX25V1635F . MX25V1635F . , 16M-BIT [x 1/x 2/x 4]. CMOS MXSMIO (SERIAL MULTI I/O). FLASH MEMORY. Key Features for Read, Erase and Program Operations Unique ID and Secure OTP Support Multi I/O Support - Single I/O, Dual I/O and Quad I/O. Program Suspend/Resume & Erase Suspend/Resume P/N: PM2257 Rev. , September 13, 2016. 1. MX25V1635F . Contents 1. 5. 2. GENERAL 6. Table 1. Additional 3. PIN CONFIGURATIONS .. 8. 4. PIN 8. 5. BLOCK 9. 6. DATA 10. Table 2. Protected Area 11. Table 3. 8K-bit Secured OTP 7. MEMORY 13. Table 4. Memory 8. DEVICE 14. 9. HOLD 16. 10. COMMAND 17. Table 5. Command 10-1. Write Enable (WREN).. 20. 10-2. Write Disable (WRDI).
lected page by an internal algorithm that automatior 8,388,608 x 2 bits (two I/O mode) structure or 4,194,304 x 4 bits (four I/O mode) structure • Sectors with 4K byte each, Equal Blocks with Equal
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}