AN10441 Level shifting techniques in I2C-bus design

Document information AN10441 Level shifting techniques in I2C-bus design Rev. 01 — 18 June 2007 Application note Info Content Keywords I2C-bus, level shifting Abstract Logic level shifting may be required when interfacing legacy devices with

  Notes, Applications, Levels, Technique, Shifting, Application note, An10441 level shifting techniques in, An10441

AN3234: Washing Machine Three-Phase AC …

Washing Machine Three-Phase AC Induction Motor Drive, Rev. 0 Indirect Vector Control 4 Freescale Semiconductor If you are looking for more theory on the field ...

  Machine, Washing, Washing machine

1. General description - nxp.com

1. General description The TJA1044 is part of the Mantis family of high-speed CAN transceivers. It provides an interface between a Controller Area Network (CAN) protocol controller and the physical

  General, Descriptions, General description, General description nxp

PCA9570 Remote 4-bit general purpose outputs for 1 MHz …

1. General description The PCA9570 is a CMOS device that provides 4 bits of General Purpose parallel Output (GPO) expansion in low voltage processor and handheld battery powered mobile

  General, Purpose, Remote, Output, General purpose, Pca9570 remote 4 bit general purpose outputs for, Pca9570

P82B96 Dual bidirectional bus buffer - nxp.com

1. General description The P82B96 is a bipolar IC that creates a non-latching, bidirectional, logic interface between the normal I2C-bus and a range of other bus configurations.It can interface

S32K144 EVB Quick Start Guide - NXP Semiconductors

J14 SWD connector. 3 EXTERNAL USE S32K144 EVBFeatures: ... USB connector of the USB cable to micro-B port J7 on the S32K144EVB. ... Windows, Linux and Mac operating systems. Using the MSD Flash Programmer 1. Locate the .srec file of your project , file is under the

Three-Phase BLDC Motor Sensorless Control Using …

This document describes the design of a three-phase brushless DC motor (BLDC motor) drive based on Freescale’s MC56F8013 and MC56F8023 dedicated motor control device. Brushless DC motors are popular in a wide application area.

  Phases, Using, Control, Motor, Three, Sensorless, Brushless, Brushless dc, Three phase brushless dc, Motor sensorless control using

AN11443 BFU550XR ISM 433 MHz LNA design - nxp.com

AN11443 BFU550XR ISM 433 MHz LNA design Rev. 1 — 23 January 2014 Application note . Document information Info Content Keywords BFU520, BFU530, BFU550 series, ISM-band, 433MHz 866MHz Abstract This document describes an ISM Frequency LNA design on BFU5xxXR Starter kit

  433 mhz, 433mhz

DSP56156 16-Bit Digital Signal Processor - nxp.com

The DSP56156 is a general-purpose MPU-style Digital Signal Processor (DSP). On a single semi- conductor chip, the DSP56156 comprises a very efficient 16-bit digital signal processing core, pro-

  Processor, Processing, Signal, Digital, Digital signal processing, Digital signal processor

SAA7706H Car radio Digital Signal Processor (DSP)

Car radio Digital Signal Processor (DSP) SAA7706H This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

  Processor, Radio, Signal, Digital, Car radio digital signal processor

MT-016: Basic DAC Architectures III: Segmented DACs

latches are required to implement this ultra low glitch architecture. The basic current switching cell in the TxDAC family is made up of a differential PMOS transistor pair as shown in Figure 6. The differential pairs are driven with low-level logic to minimize switching transients and time skew. The DAC outputs are symmetrical differential

  Architecture, Basics, Adcs, Segmented, Glitch, Low glitch, Basic dac architectures iii, Segmented dacs

TCA9548A Low-Voltage 8-Channel I2C Switch with Reset ...

• Low RON switches • Allows voltage-level translation between 1.8-V, 2.5-V, 3.3-V, and 5-V buses • No glitch on power up • Supports hot insertion • Low standby current • Operating power-supply voltage range of 1.65 V to 5.5 V • 5-V Tolerant inputs • 0- to 400-kHz Clock frequency • Latch-up performance exceeds 100 mA Per JESD ...

  Glitch

NI 6229 Device Specifications - National Instruments

Power-off glitch 400 mV for 200 ms Output FIFO size 8,191 samples shared among channels used Data transfers PCI/PXI DMA (scatter-gather), interrupts, ... Output low current (IOL) PFI <0..15>/P1/P2 -— 16 mA Table 4. USB Devices Level Minimum Maximum Input …

  Glitch

PCA9535 PCA9535C 16-bit I2C-bus and SMBus, low power I/O ...

16-bit I2C-bus and SMBus, low power I/O port with interrupt No glitch on power-up Internal power-on reset 16 I/O pins which default to 16 inputs 0 Hz to 400 kHz clock frequency ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101

  Glitch

Glitch Protocol // Ecosystem

Glitch Finance Private Confidential www.glitch.finance 4 Summary Glitch Finance is working to create the platform the DeFi industry is missing, providing low entry barriers for both everyday users and developers looking to extend products and services beyond their current user base. Phase one of the project will focus on building a

  Protocol, Ecosystems, Glitch, Glitch protocol ecosystem

NI 6002 Device Specifications - National Instruments

SPECIFICATIONS NI USB-6002 Low-Cost DAQ USB Device The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI USB-6002 , refer to the NI USB-6001/6002/6003 User Guide

SGM58031 Ultra-Small, Low-Power, 16-Bit Analog-to-Digital ...

Ultra-Small, Low-Power, 16-Bit Analog-to-Digital Converter with Internal Reference . SG Micro Corp-micro.com. www.sg. MARCH 2020 – REV.A. 1. GENERAL DESCRIPTION . The SGM58031 is precision analogto-digital converter (ADC) with 16 bits of resolution. The SGM58031 is designed with precision, low power, and ease of implementation.

PCA9535E - I/O Expander for I 2 C Bus with Interrupt, Low ...

IOL Low−Level Output Current VOL = 0.4 V 6 mA CO Output Capacitance 2.1 5 pF INPUTS AD0, AD1, AD2 VIH High−Level Input Voltage 0.7 x VDD V VIL Low−Level Input Voltage 0.3 x VDD V IL Leakage Current VI = VDD or 0 V 1 A CI Input Capacitance 2.4 5 pF 6. The device is in standby mode after an I2C stop command. 7.