Transcription of Semiconductor Packing Material Electrostatic …
{{id}} {{{paragraph}}}
Example: air traffic controller
Semiconductor Packing Material Electrostatic …
Application ReportSZZA047 - July 20041 Semiconductor Packing MaterialElectrostatic discharge (ESD) ProtectionAlbert Escusa and Lance WrightStandard Linear and LogicABSTRACTF orty-eight-pin TSSOP components that were packaged using Texas Instruments (TI)standard Packing methodology were subjected to electrical discharges between and 20kV, as generated by an IEC ESD simulator to determine the level of ESD protection providedby the Packing materials. The testing included trays, tape and reel, and units were subjected to the same discharge , without the protection of the packingmaterial. Test results showed that the Packing materials used by TI provide protection up to20 kV, and that a level of ESD protection is required.
SZZA047 Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 5 4 Test Procedure ESD testing consists of two tests. The first test uses a 37-V Static Event Detector (SED),
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
Related search queries
List of packaging standards developed by ASTM, Standard Test, Standard Test Methods, GUIDELINES ON STABILITY TESTING OF COSMETIC, GUIDELINES ON STABILITY TESTING OF COSMETIC PRODUCTS, Testing, PRODUCT RELIABILITY TESTING: Environmental,, PRODUCT RELIABILITY TESTING: Environmental, Mechanical and, IPC-9592 Final Draft - April 2007, IPC-9592 – FINAL DRAFT April 2007, Test, Methods, Standards, Vibration standards Standards, Vibration, ONSITE ENERGY PERFORMANCE, ONSITE ENERGY PERFORMANCE ASSURANCE CERTIFICATION, Méthodes d'essais automobile pratiquées