Transcription of Synchronization in Digital Logic Circuits
{{id}} {{{paragraph}}}
Example: biology
Synchronization in Digital Logic Circuits
Synchronization in Digital Logic Circuits Ryan Donohue Synchronization : Why care? Digital Abstraction depends on all signals in a system having a valid Logic state Therefore, Digital Abstraction depends on reliable Synchronization of external events 1. The Real World Real World does not respect the Digital Abstraction! n Inputs from the Real World are usually asynchronous to your system clock n Inputs that come from other synchronous systems are based 8 PORT. on a different system clock, which Gigabit is typically asynchronous to your Ethernet Switch system clock Metastability When asynchronous events enter your synchronous system, they can cause bistables to go into metastable states Every real life bistable (such as a D-latch) has a metastable state Vout CLK VTC of '1' state series inverters D Q.
6 SYNC Flip Flop SYNC Flip Flops are available in some ASIC libraries n Better MTBF characteristics due to high gain in the feedback path n Very large (5x regular FF) and very high power D Q D Q SIG META CLK SIG1 SYNC Vin Vout VTC of regular FF series inverters
Loading..
Tags:
Information
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document: