Transcription of TMS320F2806x Piccolo™ Microcontrollers - TI.com
{{id}} {{{paragraph}}}
ProductFolderOrderNowTechnicalDocumentsT ools &SoftwareSupport &CommunityAn IMPORTANTNOTICEat the end of this datasheetaddressesavailability,warranty, changes,use in safety-criticalapplications,intellectual propertymattersand ,TMS320F28068,TMS320F28067,TMS320F28066 TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062 SPRS698G NOVEMBER2010 REVISEDMAY2018 TMS320F2806xPiccolo Microcontrollers1 High-Efficiency32-BitCPU(TMS320C28x) 90 MHz( ) 16 16 and 32 32 Multiplyand Accumulate(MAC)Operations 16 16 DualMAC HarvardBus Architecture AtomicOperations FastInterruptResponseand Processing UnifiedMemoryProgrammingModel Code-Efficient(in C/C++and Assembly) Floating-PointUnit (FPU) NativeSingle-PrecisionFloating-PointOper ations ProgrammableControlLaw Accelerator(CLA) 32-BitFloating-PointMathAccelerator ExecutesCodeIndependentlyof the MainCPU Viterbi,ComplexMath,CRCUnit (VCU) ExtendsC28xInstructionSet to SupportComplexMultiply,ViterbiOperations ,and CyclicRedundencyCheck(CRC) EmbeddedMemory Up to 256 KBof Flash Up to 100 KBof RAM 2KB of One-TimeProgrammable(OTP)ROM 6-ChannelDirectMemoryAccess(DMA) Low Deviceand SystemCost No PowerSequencingRequirement IntegratedPower-onResetand BrownoutReset Low-PowerOperatingModes No AnalogSupportPin Endianness:LittleEndian JTAGB oundaryScanSupport and BoundaryScanArchitecture Clocking Two Inter
CLA Bus DMA Bus DMA Bus 16-Bit Peripheral Bus 32-Bit Peripheral Bus Memory Bus A7:0 B7:0 Memory Bus Memory Bus Bus Bus Bus GPIO Mux AIO Mux 32-Bit …
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}