Transcription of Vivado HLS Tutorial - Cornell University
{{id}} {{{paragraph}}}
VivadoHLS TutorialSteve Dai, Sean Lai, HanchenJin, ZhiruZhangSchool of Electrical and Computer Engineering ECE 5775 High-Level Digital Design Automation Fall 2018 Agenda Logistics and questions Introduction to high-level synthesis C- based synthesis Common HLS optimizations Case study : FIR filter1 What Automateddesign process that transforms a high-level functional specificationtooptimized register-transfer level (RTL)descriptions for efficient hardware implementation Why Productivity lower design complexity and faster simulation speed Portability single source -> multiple implementations Permutability rapid design space exploration -> higher quality of result (QoR)2 High-Level Synthesis (HLS)Permutability.
– C-based synthesis ... Why – Productivity • lower design complexity and faster simulation speed ... Case Study: Finite Impulse Response (FIR) Filter 14. 15 Finite Impulse Response (FIR) Filter // original, non-optimized version of FIR #define SIZE 128 #define N 10
Domain:
Source:
Link to this page:
Please notify us if you found a problem with this document:
{{id}} {{{paragraph}}}