Example: quiz answers
Block Memory Generator v8 - Xilinx

Block Memory Generator v8 - Xilinx

Back to document page

• Supports AXI4 and AXI4-Lite interface protocols • AXI4 compliant Memory and Peripheral Slave types • Independent Read and Write Channels • Zero delay datapath • Supports registered outputs for handshake signals • INCR burst sizes up to 256 data transfers • WRAP bursts of 2, 4, 8, and 16 data beats

  Ielts, Channel, Xilinx

Download Block Memory Generator v8 - Xilinx


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries