Example: air traffic controller
Optimizing FPGA-based Accelerator Design for Deep ...

Optimizing FPGA-based Accelerator Design for Deep ...

Back to document page

Unfortunately, both advances of FPGA technology and deep learning algorithm aggravate this problem at the same time. On one hand, the increasing logic resources and mem-ory bandwidth provided by state-of-art FPGA platforms en-large the design space. In addition, when various FPGA optimization techniques, such as loop tiling and transforma-

  Design, Fpgas

Download Optimizing FPGA-based Accelerator Design for Deep ...


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement

Related search queries