Example: bachelor of science
TUTORIAL CADENCE DESIGN ENVIRONMENT

TUTORIAL CADENCE DESIGN ENVIRONMENT

Back to document page

vendors (e.g., HSPICE) if they are installed and licensed. Once circuit specifications are fulfilled in simulation, the circuit layout is created using the Virtuoso Layout Editor. The resulting layout must verify some geometric rules dependent on the technology (design rules). For enforcing it, a Design Rule Check (DRC) is performed. Optionally ...

  Hspice, Tutorials

Download TUTORIAL CADENCE DESIGN ENVIRONMENT


Information

Domain:

Source:

Link to this page:

Please notify us if you found a problem with this document:

Other abuse

Advertisement